Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

SDC problem

Hi, i want to implement a SoC with the maximum frequency of my board StratixIV Gx. I used one pll with two output, first output pll.c0=150Mhz, second output is 125Mhz. After a compilation and...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

This the error message that appears on console

verifying 00040000 ( 0%)

verify failed between address 0x40000 and 0x4655f

leaving target processor paused

also it appear a window that contain problem occured downloading elf process failed.

--- Quote End ---

So what is at that address? On-chip memory, external memory? Do you know that memory works correctly?

--- Quote Start ---

I don't try to use a modelsim, because i don't know how can i use with nios-eclipse.

--- Quote End ---

If you are serious about doing FPGA development, then you need to learn to use all the tools. Modelsim is very useful for confirming that your system works, before you try to debug in hardware.

Cheers,

Dave