Forum Discussion

Occasional Contributor

2 years ago

RVALID is high after reset on Agilex 7 M-series F2H bridge

Hello I work with Agilex 7 M-series device and I see a strange behavior of F2H bridge. I see that after deasserting f2h rst_n RVALID and BVALID signal go high, also I see some data coming from RDATA...

Configuration

tehjingy_Altera

Regular Contributor

1 year ago

For the burst length the Agilex7 support up to 16 transaction for the burst transaction as u refer below:

https://www.intel.com/content/www/us/en/docs/programmable/683567/23-1/fpga-to-hps-bridge-falconmesa-stratix-10.html

It seems like in your last reply you mentioned that you are able to communicate through the FPGA2HPS without any issues.

Are there any other issues before we close this case?

Regards

Jingyang, Teh

Forum Discussion

RVALID is high after reset on Agilex 7 M-series F2H bridge

Recent Discussions

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

Worst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

carry chain tdc

Agilex5 - Timings configuration