Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

RTL and gate-level synthesis

Hi everybody! Now I'm trying to examine the FPGA project design flow. And I'm confused because of some concepts. Do RTL- and gate-lavel synthesis mean the same? If they differ could you explain th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Refer to the chapter quartus ii integrated synthesis in Quartus software manual.