Reset process on a XIO1100 PHY

Hi all, With the XIO1100 documentation, I tried to initialize it with a dev card based on Cyclone II. Unfortunately, I see with my logic analyzer that the signal PHY_STATUS is never de-asserted...