Register and/or PLL reset when loading Arria II GX via JTAG?

How do i create a valid system reset when loading the FPGA via JTAG? I have found that PLLs are not reset except on power-down of the whole chip. The pll.locked output stays high during and after configuration via JTAG.

Thanks.