Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Regarding custom logic issue in sopc

I am running software example given with nios II that prints "Hello world". It uses nios CPU, onchip memory, led pio, jtag. I have generated my own custom logic and connect to these component using...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

There isn't a way to configure the burst length that the cache uses when doing a write back.

If you are trying to do anything more than a simple smoke test, then a RTL testbench is going to be the best way forward.