Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

reduce labs in design

Hi all! This is the first time i use a CPLD and i run into a problem. I have a lot of 4000 serie logic that i want to put into a CPLD. So i did copy my logic into schematic design and comp...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Well we tried to make the same logic using vhdl code and i use 1 lab less. Just because it does not have to look at a data and set signal.