Forum Discussion
Altera_Forum
Honored Contributor
16 years agoWhat settings did you use when you instantiated the scfifo?
Your results look consistent. You need to put rdreq at 1 before the rising edge of your clock. In your case the rdreq is taken in account one cycle after your green line.