Forum Discussion

avib's avatar
avib
Icon for Occasional Contributor rankOccasional Contributor
3 years ago
Solved

Cannot program QSPI memory through ASMI Parallel II IP

Hello, We have a design that connects Avalon-MM Cyclone V Hard IP for PCIe Intel FPGA IP to ASMI Parallel II IP. The Cyclone V is connected to a QSPI serial Flash memory MT25QL512ABB8ESF (512Mb) ...
  • avib's avatar
    avib
    3 years ago

    Hi,

    We have a FIX!

    We replaced the ASMI II IP with Intel FPGA Generic QUAD SPI Controller II Core, which also supports our specific Flash device, and succeeded to write to the Flash memory.

    Thanks

    Avi

Wincent_Altera's avatar
Wincent_Altera
Icon for Regular Contributor rankRegular Contributor
3 years ago

Hi Avi,


Once you are able to run the full compilation and perform read/write it shall be okay.

But which SPI control pins that you need to granted to?


Are you able to solve the error that you mention in the first email ?


Regards,

Wincent_Intel


avib's avatar
avib
Icon for Occasional Contributor rankOccasional Contributor
3 years ago

Hi Wincent,


We didn't solve the problem yet.
What I meant is that I am not sure that we need to include the Serial Flash Loader IP, since we already able to perform some Flash operations by just using the ASMI II IP, like reading from it, changing its status registers, and even erasing it (what means that the write enable bit was enabled), etc. But direct data write is not working for us. So, the QSPI pins must be toggled by the ASMI II IP during the operations that do work. I assume that the SFL is already embedded in the ASMI II IP.
So, my question was if you still think that we need to include the SFL in our design?

Thank you
Avi

  • Wincent_Altera's avatar
    Wincent_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi Avi,

    If the SFL is load and can perform all the needed function (without any error),
    you may exclude it from the design.

    Let me know if you need any further clarification.
    Regards,

    Wincent_Intel