Random single hold violations on Arria V design that doesn't push timing or util. ???

Check the start and end points - do they make sense?

In a previous version of Quartus I have seen it merge registers in two different entities, creating violations in two bits of logic that should have no relation to each other. I had to specific that auto-shift register recognition was turned off for these two entites - it broke the connection and removed the timing violations.