Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Ramp generation through HSMC DAC Stratix III using DSP Builder

I am able to generate proper ramp signal in DSP Builder simulink but when I program it into the FPGA, the output signal through the HSMC DAC is saturating. What is causing this and how to remove this...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

--- Quote Start ---

Is there an output transformer on the DAC? Have you checked that you are trying to output a signal within the bandwidth of any filtering on the DAC output?

--- Quote End ---

Yes a transformer is present. What do I need to check? Yes, the bandwidth is within the range.