race: enable vs. clk in a FF

The problem would arise, if you use an edge aligned PLL clock itself as enable signal. A clock enable usually is the output from another FF. So it's perfectly delayed to act as an enable for the next clock edge. The timing analyzer and timing driven place and route has only to maintain this natural register timing.