R-Tile CXL IP Design Example simulation using Xcelium instead or VCS?

Question

From "R-Tile Intel® FPGA IP for Compute Express Link* (CXL) Design Example User Guide" ID: 723223, the simulation specifies Synopsys VCS, can Cadence Xcelium be used in place?  The IP libraries can be generated for Xcelium but can the test bench be modified to run on Xcelium as well?

johnt_altera · Accepted Answer

Hi,Currently we only support VCS simulation due to the needs of certain IP library.

Forum Discussion

R-Tile CXL IP Design Example simulation using Xcelium instead or VCS?

1 Reply

Recent Discussions

Cyclone 10 LP Error Detection Timing

QSPI DDR Interface with Cyclone10LP: Maximum frequency

MAX10 fiftyfivenm encrypted module

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

Stratix 10 CKEXT Drive Level 32 GHz Clock