Question on slave SPI function

Question

Hi,

I am fairly new writing Verilog and was wondering if Altera offers a IP module to do SPI communications? I am doing a project for myself where I need to load and control four different counters and would like to do this using a simple SPI slave function between my external processor and my custom programmable logic. I am thinking of using a MAX7000 series CPLD to do both the counters and spi interface. Any advise or hints would be greatly appreciated!

altera_forum · Answer

Have you checked the SOPC?

There is "SPI Slave to Avalon Master bridge"

So you have use your external CPU and the CPU can control FPGA via SPI bus.

You still should be able to use SOPC builder in CPLD.

altera_forum · Answer

there are also some MAX examples which include SPI:  http://www.altera.com/support/examples/max/exm-max.html

Forum Discussion

Question on slave SPI function

2 Replies

Recent Discussions

Asynchronous FIFO and discontinuous write clock

Max10 Security Bit

Using Clocklock+Clockboost on EPF10K100GC503-3DX with Quartus 9.0SP2. How?

Timing Behavior of Remote Update IP After Reset on Cyclone 10 GX (10CX150YF672E5G)

Arria 10: Remote Update Watchdog unpredicted behavior