MK_ABQContributor3 years agoQuestion on Arria 10 FPGA Development Kit User Guide Hi, UG-20007 2021.03.19 In the following section ( picture below), it says "These devices are part of the shared FM bus that connects to the flash memory and MAX V CPLD EPM2210 System Controlle...Show More
sstrellSuper Contributor3 years agoYou can access a single flash chip as x16 or use both to use a larger flash as x32.
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts