Forum Discussion
question about sdram on nios II
After I finished my project and built it ,there is no any error or warning.But when I run my C project,it said :
"Using cable "ByteBlasterII [LPT1]", device 1, instance 0x00 Processor is already paused Reading System ID at address 0x00000010: verified Initializing CPU cache (if present) OK Downloading 02000000 ( 0%) Downloaded 8KB in 0.2s (40.0KB/s) Verifying 02000000 ( 0%) Verify failed between address 0x2000000 and 0x2001EEB Leaving target processor paused." I use sdram as my only storage.Is it my project so large?I hope somebody help me to solve this problem.Thanks!!24 Replies
- Altera_Forum
Honored Contributor
what heppen if my read_only data memory and your read_write memory were on sdram?
- Altera_Forum
Honored Contributor
how to solve this problem?now, i have the same problem.
- Altera_Forum
Honored Contributor
i need hexadecimal data to jpeg image conversion program in any language like vc++,java,c#.net,anyone please help me
thank you - Altera_Forum
Honored Contributor
I need the pin details of EP2C35F672C6(CYCLONE II).i search in google and altera literature/lit-cyc2.jsp (http://literature/lit-cyc2.jsp)but) still i could not get it,please anyone help me
thank you - Altera_Forum
Honored Contributor
You should find all the information you need here (http://www.altera.com/literature/lit-cyc2.jsp).
- Altera_Forum
Honored Contributor
I need the pin details and data sheet of cycloneii device EP2C35F672C6
ANY ONE HELP ME PLEASE - Altera_Forum
Honored Contributor
In what language dd you write your component? Be sure to include the hdl files in the component creator and to select an entity as top level for your component.
- Altera_Forum
Honored Contributor
i wrote a simple module and i instantiate dual port RAM in the same module.then i run my module through niosii and also i use both onchip memory and sdram controller,i get this error message
Info: Your component is not based on HDL. An instance of this component will export reversed-direction signals to connect to an external module. Warning: The component has no signals. please help me - Altera_Forum
Honored Contributor
The documentation is here (http://www.altera.com/literature/ug/ug_embedded_ip.pdf), chapter 2.
- Altera_Forum
Honored Contributor
i am in need of documentation reg. sdram (cycloneii ep2c35)controller any one help please