Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Question about Monitor

Hello, is it possible to synthesize the "monitors" on the altera fpgas'. There are Monitor IPs such as Avalon MM Monitor. Can I synthesize such "Monitors"?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hello Dave,

Thanks for you reply!.

What does the error " Error(10744): Verilog HDL error at verbosity_pkg.sv : functions cant enable tasks" mean. The verbosity package is generated by quartus.qsys. I have not modified that file either"

Thanks