Altera_ForumHonored Contributor8 years agoQuery regarding Simulation in Modelsim Dear friends, I have a query regarding simulation in Modelsim, I want to take a flop of a input signal to introduce a one clock cycle delay, but I didn't get one clock cycle delay in Modelsim....Show Moreflops.JPG59 KB
Altera_ForumHonored Contributor8 years agoThank you very much sir for your warm reply. I got your point. :)
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew