Forum Discussion

Contributor

3 years ago

Quartus System Console

Hi, I have couple of questions regarding the system console tool used for debugging. 1) How does this tool communicate with the FPGA? 2) Do we need to invoke any special IP core in the design...

sstrell

Super Contributor

3 years ago

Typically, it connects through JTAG but there are other options. Yes you need a bridge or some IP like a Nios II to connect. See the documentation and training:

https://www.intel.com/content/www/us/en/docs/programmable/683819/22-4/analyzing-and-debugging-designs-with-84752.html

https://cdrdv2.intel.com/v1/dl/getContent/653126

Forum Discussion

Quartus System Console

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information