Altera_ForumHonored Contributor8 years agoQuartus Prime Lite Edition Clock Dear all; I designed a circuit in Quartus. When I control output signals of circuit with oscilloscope I can not get correct results. I think reason of wrong measurement result is clock signa...Show MoreSend2408.jpg21 KB
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts