Forum Discussion
Altera_Forum
Honored Contributor
8 years agoFPGA configuration files containing time limited IP are for evaluation with direct JTAG connection only and don't run when loaded from configuration memory. Thus generating jic file is useless. Quartus programming file converter knows about and stops operation.