AnaTyagiNew Contributor5 years agoQuartus analysis and synthesis error Whenever I try to compile my schematic there us an error stating "can't elaborate top-level user hierarchy." Show More
KennyT_alteraSuper Contributor5 years agoYou may need to go to Quartus -> files -> right click the files -> set as top level entities
Recent DiscussionsAgilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices