Altera_ForumHonored Contributor11 years agoQuartus 14.0 Clock generation Hello All, So i have a prototype where we use a 27MHz clock. A problem we are having is that Qsys can't make all the clocks. We can boot as far as UBOOT from NOR flash with CSEL on "10" with ...Show More
Altera_ForumHonored Contributor11 years agoHurray! And in Altera GHRD also EMAC powers-up before all and smell links ?
Recent DiscussionsFPGA issue on electronic boardMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAbout ALTIOBUF simulation