Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Quartus 14.0 Clock generation

Hello All, So i have a prototype where we use a 27MHz clock. A problem we are having is that Qsys can't make all the clocks. We can boot as far as UBOOT from NOR flash with CSEL on "10" with ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Just for reference.

I also use custam clock ( not 25MHz) and emac.

my boards are works good.

In my case, we should set emac clock 250MHz exactly.

Qsys can not generate exact 250MHz in case that osc not 25MHz.

Try to change emac clock 250MHz(exactly 250MHz) by "edditing pll_config.h"