Altera_ForumHonored Contributor11 years agoPulse signal into FPGA issue There are several pulse signals will be input into FPGA through normal I/O pins. These pulse signals are generated with fast rising edge. My question is what effect will be when they go into fpga thr...Show More
Recent DiscussionsAGRW027R28A2I2V Thermal ModelWhy does PTA show zero W for F-tiles in Hierarchical Design EditorArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Cannot access SSLC portal for Questa License