Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

problems with inputs vs. constants

Hi all, I am having problems using Input ports to control a function in VHDL. I think it may be a synthesis problem, but I am not sure. I could just not be understanding something or doing som...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Tricky, I originally didn't post the entire code since it is long and ugly. Truthfully I am more of an embedded programmer and not a HDL guy. :confused: I'm sure that my coding style needs work. I appreciate any hints you can give me. Also, sorry for not following up on this thread very quickly, I get pulled away for other things quite frequently.