Altera_ForumHonored Contributor14 years agoproblems: object "std_logic" is not declared Hi; I try write a code for convert integer to ufixed: package my_data_types is type vector is array (natural range <>) of integer; type ufixed is array (natural range <>) of std_logic; ...Show More
Recent DiscussionsAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bitCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera Pro