Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

problems: object "std_logic" is not declared

Hi; I try write a code for convert integer to ufixed: package my_data_types is type vector is array (natural range <>) of integer; type ufixed is array (natural range <>) of std_logic; ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

in your code, you have the package above the library includes.

you need to do this: 


--libraries for the package
library ieee;
use ieee.std_logic_1164.all;
library IEEE_Porposed;
use IEEE_Proposed.fixed_pkg.all;
package my_package is
....
end package;
--Now the libraries for the entity
library ieee;
use ieee.std_logic_1164.all;
library IEEE_Porposed;
use IEEE_Proposed.fixed_pkg.all;
use work.my_package.all;

Usually, you would put the package and entity in a separate file.