Altera_ForumHonored Contributor14 years agoproblems: object "std_logic" is not declared Hi; I try write a code for convert integer to ufixed: package my_data_types is type vector is array (natural range <>) of integer; type ufixed is array (natural range <>) of std_logic; ...Show More
Recent DiscussionsCold Temperature IssueNeed Part EOL status(Active/Obsolete/Discontinued/NRND)About floating voltage of the Agilex 3 power on resetThermal Resistance for 10M16SCU324A7GIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMA