Altera_ForumHonored Contributor14 years agoproblems: object "std_logic" is not declared Hi; I try write a code for convert integer to ufixed: package my_data_types is type vector is array (natural range <>) of integer; type ufixed is array (natural range <>) of std_logic; ...Show More
Altera_ForumHonored Contributor14 years agoWhat the right way to declare ufixed as an array?..thanks for reply
Recent DiscussionsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAAgilex 3 VCCLSENSE and GNDSENSEAgilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 WorksEPCQL512 and Remote Update IP ARRIA 10How to Simulate the ADC IP from MAX 10