Problem with Zip file

You can get the address of the flash memory from SOPC builder, and the offset is something you can fix in the flash programmer when you add the zip file.

But I just saw you mentioned epcs_flash_controller. I wasn't sure serial flash memories were supported in rozipfs (the documentation doesn't say which type of flash is supported) so I had a quick look at the source code. From what I see only parallel flash chips are supported, as this filesystem requires a direct memory map access to the contents. If you want to use it with an EPCS you will need to modify it, especially the read_word, read_word_inc, read_half_word, and read_half_word_inc functions. I think someone else on the forum did this but I don't remember if the modified source code was ever published.

--- Quote Start ---

The mount point looks ok. Is your flash mapped at address 0x1400000, as you configured in the rozipfs?

How do you write the zip to the flash? Are you sure 0x17fffff is the correct offset?

--- Quote End ---

Hi Daixiwen,

The zip file is write into cfi_flash using flash programmer. Actually the mount point is the default setting after I enable the zipfile system (in BSP setting). How to know the right flash mapped address and offset value? Thanks for your cooperation and concern

The mount point looks ok. Is your flash mapped at address 0x1400000, as you configured in the rozipfs?

How do you write the zip to the flash? Are you sure 0x17fffff is the correct offset?

--- Quote Start ---

I'm not sure, I don't use the IDE myself... Can't you step in the software anyway? It looks like the options are active and the breakpoint is reached.

In the BSP settings when you enabled the zip filesystem, did you put the correct mointpoint? Did you check that you disabled compression when creating the zip file? The zip filesystem doesn't support compression.

--- Quote End ---

Dear Daixiwen,

In Nios BSP Editor setting, I set the exeption_stack_memory_region_name to epcs_flash_controller and interrupt_stack_memory_region_name to onchip_mem. Whilst, in SOPC Builder, I set the reset vector to epcs_flash_controller and exception vector to onchip_mem. I'm not sure whether I put the correct mointpoint for the altera_ro_zipfs setting (as in the figure attached). Did I make any mistake?:confused: Hope for your advise. Thanks in advance.

I'm not sure, I don't use the IDE myself... Can't you step in the software anyway? It looks like the options are active and the breakpoint is reached.

In the BSP settings when you enabled the zip filesystem, did you put the correct mointpoint? Did you check that you disabled compression when creating the zip file? The zip filesystem doesn't support compression.

Dear Daixiwen,

Thanks for your fast feedback. We already debug the program. However, this error appear " .gdbinit: No such file or directory "(refer my attachment).

How do we can know and check the file?