Altera_Forum
Honored Contributor
16 years agoProblem with "WHILE...loop"
Hello, I am trying to write an FSM module using VHDL.I have to make a "while...loop" that doesn't concern all the states but only a pre-determined number of them.Here is the FSM diagram schematic...