Forum Discussion

Honored Contributor

15 years ago

Problem with verilog

First of all excuse my english (french guy) Well i want to do something simple with quartus but it doesn't work! the idea is the following one: i have a counter "count", 2 clocks "...

Altera_Forum

Honored Contributor

15 years ago

Another method would be to use two counters for each clock domain. Then design a module to re sync the counter values to the same clock domain before adding them together to get the total count.

Forum Discussion

Problem with verilog

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working