Forum Discussion

Honored Contributor

16 years ago

Problem with PLL in EP1C12 device

Hello everyone, long time no see =] Recently I've built my own evaluation board with EP1C12 Cyclone device (yes, it's an old one, but I obtained it for free). The board is working, I can config...

Altera_Forum

Honored Contributor

16 years ago

OK, but as a clock source is quartz generator, like this (but 50 MHz): http://www.tme.eu/generator-kwarcowy-obudowa-metalowa-50mhz-33v/arts/pl/a09/qo1_00.html , so it's almost impossible that the input frequency is different.

Forum Discussion

Problem with PLL in EP1C12 device

Recent Discussions

DK-DEV-AGI027-RA QSPI Verification Fails

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew