Forum Discussion

Honored Contributor

15 years ago

Problem with MAX II EPM240T100

Hello people, I tell you my serious problem I have programmed a state machine in VHDL. This state machine works with an external clock´s pulses. Simulation is OK. When I see waveforms in...

Altera_Forum

Honored Contributor

15 years ago

http://www.altera.com/literature/wp/wp-01082-quartus-ii-metastability.pdf?gsa_pos=3&wt.oss_r=1&wt.oss=metastability (http://www.altera.com/literature/wp/wp-01082-quartus-ii-metastability.pdf?gsa_pos=3&wt.oss_r=1&wt.oss=metastability)

http://www.google.be/url?sa=t&source=web&cd=10&ved=0cfmqfjaj&url=http%3a%2f%2fwww.inf.ufrgs.br%2f~fglima%2fmeta-estabilidade.pdf&ei=6u0btemamdczhafb3fw2dg&usg=afqjcnh0yrwpvzeqft1kkgpywv5zn0pdlq&sig2=q0wy30e_m7wsfzvkzonkya (http://www.google.be/url?sa=t&source=web&cd=10&ved=0cfmqfjaj&url=http%3a%2f%2fwww.inf.ufrgs.br%2f~fglima%2fmeta-estabilidade.pdf&ei=6u0btemamdczhafb3fw2dg&usg=afqjcnh0yrwpvzeqft1kkgpywv5zn0pdlq&sig2=q0wy30e_m7wsfzvkzonkya)

Forum Discussion

Problem with MAX II EPM240T100

Recent Discussions

I want to understand the practical difference between Best Speed and Smallest Area in FPGA .

The entire ALTPLL configuration interface is glitching. Anyone know how to fix this?

Agilex 5E: HPS2FPGA access to FPGA-side DDR4 EMIF

How to access FPGA-side EMIF DDR4 from HPS through HPS2FPGA on Agilex5E?

Cyclone V nRST assertion upon nPOR