Altera_ForumHonored Contributor18 years agoproblem using altclkctrl...any suggestions I have to be able to shutdown a clock to different sections of logic for power saving purposes. I generate this clock via a pll from a master input clock. I then need to run this clock to 6 altclkc...Show More
Altera_ForumHonored Contributor16 years agoHi, I am getting the same error. How did you get around this error? Thanks,
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10