Altera_ForumHonored Contributor17 years agoproblem using altclkctrl...any suggestions I have to be able to shutdown a clock to different sections of logic for power saving purposes. I generate this clock via a pll from a master input clock. I then need to run this clock to 6 altclkc...Show More
Altera_ForumHonored Contributor16 years agoHi, I am getting the same error. How did you get around this error? Thanks,
Recent DiscussionsAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bitCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera Pro