Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Problem about Programming Serial Configuration Devices In-System Using the JTAG Inte

Hi,

I have designed a EP3C16F484C6 board recently. There is a problem about the Programming Serial Configuration Devices In-System Using the JTAG Interface. FPGA can not load the program from the EPCS16.

The FPGA could work normal at JTAG configuration.

When I download the porgram into the EPCS16 with JTAG, the software shows normally. The software could check the device ID and could download successfully as the message report. The message are shown in the following and the attachment.

---------------

Info: Started Programmer operation at Mon Oct 04 21:44:36 2010

Info: Configuring device index 1

Info: Device 1 contains JTAG ID code 0x020F20DD

Info: Configuration succeeded -- 1 device(s) configured

Info: Device 1 silicon ID is 0x14

Info: Erasing ASP configuration device(s)

Info: Programming device(s)

Info: Successfully performed operation(s)

Info: Ended Programmer operation at Mon Oct 04 21:45:04 2010

-----------------

The MSEL is set to AS mode "0010" with 0 ohm resistor connected to the 2.5V or GND. The bank5-6 is powered by 2.5V. The EPCS16 is powered by 3.3V. The Bank1-2 is powered by 3.3V.

I use oscilloscope to test the pin wavefrom in the EPCS16. When programming, there is normal signal shown in there pins.

The software version is Quartus 9.0.

The procedure about the programming is referred by this document:

an370 Using the Serial FlashLoader with the Quartus II Software

I do not why the FPGA can not load the EPCS16 data when power up.

It's very appreciated if anyone can help me about this.

Thanks

Derek

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    Did you try "0011" on the MSEL pins?

    Accoring to the C3 handbook, this should be used with configurations voltage @ 2.5V (see table 9-7 note 2)

    Success, Ton
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    Sorry, I made a mistake in last post.

    The Bank1-2 is powered by 3.3V instead of 2.5V.

    So the configuration "0010" is suitable.

    It turns out to be a hardware issue.

    I use a LED between conf_done and 2.5V power to indicate the process of configuration.

    But this LED will drag the voltage down, and make the FPGA can not boot correctly.

    Replace the LED with a 10K resistor could solve this problem.

    In terms of the "conf_done" pin, only pull up resistor is needed. Any other capacitor and LED are not soldered.

    Thanks

    Derek