Forum Discussion
Altera_Forum
Honored Contributor
8 years agoSolved the problem. The design was in verilog, and the library support was available only for VHDL. Once I changed the netlist generation option from verilog to VHDL, the error issue got solved.
Why is there no library support in Verilog for StratixV ?. Or is it available?.