Power driving compileing insert gate clock?

Hi,i'm trying to control the power disspation on the RTL design.Now i have some question.

Does quartus insert gate clock into RTL level design in the process of power driving compileing?

I believe not because Powerplay SHOWS it reduse only a little power disspation.Is that right?