Power Dissipation In FPGA

I have recently implemented a crypto core in Cyclone II EP2C5T144C6 and are synthesized

using Quartus II 7.2sp3.

Using the analyzer tool, my static power dissipation is much greater than dynamic power dissipation. what does this means? and how would this differ in ASIC implementation?