Altera_ForumHonored Contributor8 years agoPort number limitation prevents my codes from compiling I have two questions. What I want to do is : I want to send 144 8bit numbers from my computer to FPGA, and let the FPGA store the numbers in memory in the FPGA. And let the verilog bloc...Show More
Altera_ForumHonored Contributor8 years agoI will use "Type A to B USB cable" contained in FPGA DE1-SoC to connect PC to FPGA.
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsAgilex5 A5EB013BB23BE4S BSDLCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configuration