PLL Tuning

Hello. I am slightly confused about tuning a PLL output for an SDRAM clock and wondered if someone here could answer a couple of questions. Following this example [http://www.altera.co.k...