Forum Discussion
Altera_Forum
Honored Contributor
15 years agoCyclone III is said in the thread title, and 5 MHz is the minimal clock input frequency for the device. So by specification, it should work. But I would also prefer your solution with a clock mux, because it involves less effort and no PLL re-locking after clock switch.