Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

PLL problem using LVDS RX and TX pins on the same bank in a Cyclone V

Hello all, I'm building a small loopback test setup, where I output data coming from a data pattern generated to a pair of LVDS signals (data & clock) and receive those same signals in another ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Hi Finger-cutter

Quartus Software will automatically merge PLL when it has the chance.

You might want to check if both TX and RX are sharing the same reset pin and also the same refclk pin. Given if the pll is in the same bank, then Quartus software will try to merge them.