PLL problem using LVDS RX and TX pins on the same bank in a Cyclone V

Hello all, I'm building a small loopback test setup, where I output data coming from a data pattern generated to a pair of LVDS signals (data & clock) and receive those same signals in another ...