PLL Output Phase Alignement

Hi ,

I am using PLL in normal mode in Cyclone iv device.I could see a phase difference between the pll input clock and pll output clock of 3ns. How to minimize the skew such that pll input and output clocks are exactly phase aligned.