Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

PLL issues in EP3C16

I'm sure I'm missing something simple here. I have a VHDL state machine that is running from a 50MHz input clock, and I want to boost that to 100MHz using a PLL. Either the PLL is not locking or I ...