Altera_Forum
Honored Contributor
18 years agoPLL Implemantation
Hi, During the compilation of a quartus design, the following messages appears: Warning: PLL "pll_name" input clock inclk[0] is not fully compensated and may have reduced jitter performanc...