TGaoOccasional Contributor6 years agoPLL Frequency Dynamic reconfiguration Hi I want use the PLL Dynamic reconfiguration,could you help to provide a demo? Thanks Ted
Recent DiscussionsUnderstanding the Purpose of Active Discharge Circuits in FPGA Power Design (Terasic DE10 Reference)Error (209014): CONF_DONE pin failed to go high in device 1.Global Clock & Regional clock inputs in Agilex M FPGAAgilex 7 (F-tile/R-tile) PCIe Gen5 RX Compliance Test Issue -some lanes can't enter LoopbackEP4CGX22CF19C8N Failure Short D8 to C8