PLL clock output for SDRAM is not connected

I'm mapping my VHDL design to Cyclone IV device. The SDRAM clock is derived from altpll's 2nd clock output. The compilation generates a warning message: Warning (15899): PLL "clkgen:clkgen0|cyclone...